BEST AVAILABLE COPY

(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) EP 0 747 968 A1

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
11.12.1996 Bulletin 1996/50

(51) Int. Cl.[6]: **H01L 29/78**, H01L 21/336

(21) Application number: **96303778.3**

(22) Date of filing: **28.05.1996**

(84) Designated Contracting States:
DE FR GB IT

(30) Priority: **07.06.1995 US 481071**

(71) Applicant: **SGS-THOMSON MICROELECTRONICS, INC.**
Carrollton Texas 75006-5039 (US)

(72) Inventor: **Blanchard, Richard A.**
Los Altos, California 94024 (US)

(74) Representative: **Palmer, Roger et al**
PAGE, WHITE & FARRER
54 Doughty Street
London WC1N 2LS (GB)

(54) Structure and process for reducing the on-resistance of MOS-gated power devices

(57) A VDMOS structure with an added n- doping component, and a LOCOS oxide self-aligned to it, at the surface extension of the drain. The additional shallow n-component permits the body diffusion to be heavier, and hence reduces the risk of latchup.



FIG. 1G

EP 0 747 968 A1

Description

The present invention relates to DMOS-type power transistors, and particularly to such transistors which provide vertical current flow.

Vertical-current DMOS-type power transistors have become an increasingly dominant technology for solid-state power-switching devices. In the basic technology of such transistors, a heavily doped n+ source region is separated from a surface extension of the drain (normally n-type) by a relatively narrow p-type channel region (which is normally outdiffused from the same pattern as the source diffusion). A gate (typically polysilicon) is capacitively coupled to the channel region to controllably invert it. When the channel is inverted, electrons flow from the source region through the channel into the surface extension of the drain, and thence downward through a drain conduction region to eventually reach an n+ drain. The drain may be at the back surface, or may be a buried layer in integrated power processes. The general characteristics of such devices are discussed in the following texts, all of which are hereby incorporated by reference: B.E. Taylor, POWER MOSFET DESIGN (1993); B.J. Baliga, MODERN POWER DEVICES (1987); Grant and Gowar, POWER MOSFETS: THEORY AND APPLICATIONS (1989); and E. Oxner, POWER FETs AND THEIR APPLICATIONS, (1982).

On-Resistance

The on-resistance per unit area of a MOS-gated power device is very important, since it determines the silicon area required to obtain a specified device resistance. However, there is a trade-off between breakdown voltage and on-resistance. Thus as the breakdown voltage of the device increases, the silicon area required to get the on-resistance down to a specific target value increases rapidly. *See generally* Darwish and Board, "Optimization of Breakdown Voltage and on-resistance of VDMOS transistors," 31 IEEE TRANS'NS ELECTRON DEVICES 1769 (1984), which is hereby incorporated by reference.

A number of techniques have been developed to minimize the on-resistance by increasing the doping concentration of the drain region below the gate (If this added doping concentration is sufficiently light and shallow, it will not degrade the breakdown voltage of the device.) One technique uses lateral diffusion of dopants into the surface drain region; another uses implantation into the surface drain region.

Field-Plate-Induced Breakdown

One of the possible breakdown mechanisms in high-voltage MOS transistors is field-plate-induced breakdown, in which the potential on a field plate above a heavily doped region causes a "breakdown" in the heavily doped region, with a consequent high current flow between electrodes which contact the doped region. This effect is described and analyzed in Declercq and Plummer, "Avalanche breakdown in high-voltage D-MOS devices," 23 IEEE TRANSACTIONS ON ELECTRON DEVICES 1 (1976), which is hereby incorporated by reference.

As seen in Figures **3A1** and **3A2**, the breakdown voltage (for a given oxide thickness under the field plate) therefore has a minimum value at some moderate level of doping, and increases at lower or high doping levels.

Optimal Spacing

For devices with high power-handling capability, many transistor cells are packed in an array. The lateral spacing between cells in the array therefore has a large influence on the overall current density which can be achieved. Published analyses have indicated that there is an optimal spacing, for a given set of device parameters, which will minimize on-resistance. Moreover, this spacing is dependent on the background doping seen at the surface of the VDMOS device.

Figure 3B indicates the shape of the relation between breakdown voltage and lateral cell spacing, for two different values of body doping. As these curves show, the optimal spacing is lower for higher background dopant concentrations (at least within the range of background dopant concentrations which might be considered for normal device use). *See generally* Hu, "A Parametric Study of Power MOSFETs," IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE RECORD 385 (1979).

Gate Capacitance of Power FETs

The gate of a large insulated-gate device is a lattice which may run over a very large area of silicon (particularly in discrete devices). In analyzing turn-on and turn-off of such devices, the RC time constant of the gate must be carefully considered: if the applied gate voltage is switched within a duration less than this time constant, then different parts of the gate may have significantly different transient voltage levels, and some parts of the transistor may be on while others are off. This may cause "hot-spotting" or other undesirable effects to occur.

The RC time constant of the gate can be reduced by making metal contact to the gate in more places. This effectively reduces the "R" term in the time constant. However, each such contact consumes some gate area. Moreover, in single-level-metal processes, the requirements of making source contacts severely constrain the possible geometries for gate contacts

A large part of the gate capacitance is unavoidable, since the gate must be closely coupled to the channel in order for the transistor to operate However, the channel is only a small fraction of the surface area, and gate coupling to the source and body regions is not particularly necessary. (The source and body areas all have

BNSDOCID: <EP_____0747968A1_I_>

relatively high dopant concentrations, and hence provide high capacitance per unit area where the gate is capacitively coupled to these regions.)

Innovative Processes and Structures

The present application discloses two modifications to the familiar DMOS structures and processes, which provide reduced on-resistance without increasing gate capacitance. These modifications are particularly advantageous in combination.

The first modification is a blanket shallow low-dose n-type implant at the surface of the device areas. This is preferably shallower than the source diffusion. This slightly counterdopes the channel region, so the concentration and/or diffusion length of the shallow p-type diffusion which surrounds the source can be slightly increased without degrading the transistor's on-resistance. This provides increased resistance to latchup in an integrated process (since the resistance of the intrinsic base of the parasitic npn is reduced).

A second modification is an added shallow n-type dopant contribution at the drain surface, which is preferably self-aligned to a LOCOS oxide. This combination provides several benefits:

1) The additional drain surface doping provides improved conductivity without degrading the breakdown voltage of the device. distribution.)
2) Since the LOCOS oxide separates the gate from most of the drain diffusion, capacitive loading on the gate is minimized.
3) Lateral spacing between adjacent transistor cells is improved.
4) The added drain surface dopant follows the curve of the LOCOS oxide, which provides some downward extension while still using a very shallow diffusion profile. (A deeper dopant profile, due either to deeper implantation or longer diffusion length, would risk some degradation of the voltage stand-off capability of the drain conduction region due to the lower-depth extension of the dopant distribution.)

To avoid field-plate-induced breakdown, both of the added doping contributions provide relatively small additional contributions (preferably a few times the background level), as detailed below.

The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:

Figures 1A-1G show process steps in a first sample innovative embodiment.
Figures 2A-2G show process steps in a second sample innovative embodiment.
Figure 3A1 and **3A2** indicate the shape of the relation between field-plate-induced breakdown voltage and doping, for two different oxide thicknesses.
Figure 3B indicates the shape of the relation between breakdown voltage and lateral cell spacing, for two different values of body doping.
Figure 4 is a plan view of a transistor cell according to Figure 1G.
Figure 5A-5C show other devices which are combined with a power device like that of Figure 1G or 2G in a sample integrated process and structure

The numerous innovative teachings of the present application will be described with particular reference to specific sample embodiments (by way of example, and not of limitation). In particular, all stated quantitative limitations are merely illustrative, and do not imply any limits on the claim scope.

First Embodiment

Figures 1A-1G show a first sample embodiment, which is also the best mode as presently contemplated. In the illustrated structure, the left side indicates features of the array termination, while the right side shows an element in the array. (In general the device structure will include an array of transistor cells, surrounded by a termination structure which is designed to avoid the particular breakdown risks caused by lateral fields at the edge of the array.)

The starting material is an n-on-n+ wafer with a surface doping concentration, in the epi layer **102**, of e.g. 5 Ω-cm (or alternatively in the range of .5-50 Ω-cm). (The substrate **100** is heavily doped, e.g. to .001 or .0001 Ω-cm.)

A field oxide **104** is now grown to a thickness of 0.5-1.5μm (specifically e.g. 1μm).

The field oxide **104** is patterned and etched, to expose desired locations of deep-body diffusions, and boron is now implanted to form p+ diffusions **106** (One of the illustrated diffusions 106, namely diffusion 106' at the left side of the drawing, will provide a field-limiting ring.) The implant uses a dose in the range of about 1E14 (*i.e.* 1×10^{14}) to 1E16 cm^{-2} (specifically e.g. 1E15 cm^{-2}). The energy of this implant is selected, in relation to the background doping, to produce a junction depth in the range of 1.5 to 4.5 μm (specifically *e.g.* 3 μm).

The foregoing steps have produced the intermediate structure shown in **Figure 1A**.

Next an "active" mask is used to etch the oxide 104 in a pattern which removes it from the array area.

A pad oxide **108** is now grown to a thickness of e.g. 500-1000Å (specifically *e.g.* 700Å).

A shallow n- arsenic implant is now performed, with a dose in the range of 1E11-5E13 cm^{-3} (specifically *e.g.* 7E12 cm^{-3}), and an energy of e.g. 50 keV (or alternatively in the range of 25-200 keV). This provides an added surface doping concentration **110** (which of course is simply an addition to other doping components which are present). Optionally this implant can be

BNSDOCID: <EP_____0747968A1_I_>

performed before pad oxide growth, or after nitride deposition, with appropriate dose and/or energy changes in either case.

A silicon nitride layer 112 is now deposited to a thickness in the range of e.g. 500-1000Å (specifically *e.g.* 700Å). The two layers 108 and 112 together form an oxidation-resistant layer, and are jointly referred to as a "LOCOS stack."

The foregoing steps have produced the intermediate structure shown in **Figure 1B**.

The nitride layer 112 is now patterned to expose desired drain locations, and a further arsenic implant is now performed. This implant is performed with a dose of e.g. 5E10-5E12 cm^{-2}. This provides a second additional doping contribution **114** in the drain locations.

The foregoing steps have produced the intermediate structure shown in **Figure 1C**.

Oxidation is now performed, to form LOCOS oxide **116** to a thickness of e.g. 5000Å (or alternatively in the range of 2000Å-1µm), and the nitride 112 is stripped.

Note that this oxidation step will modify the shape and concentration of diffusion 114, to produce a modified diffusion **114'**. Some of the dopant will segregate into the growing oxide, and some will diffuse down ahead of the oxide growth. The result is a diffusion profile which is still relatively shallow, but is aligned to the oxide boundary.

The foregoing steps have produced the intermediate structure shown in **Figure 1D**.

The remaining pad oxide 108 is now stripped, and a gate oxide **120** is grown to a thickness of e.g. 500-1500Å (depending on operating voltage; specifically *e.g.* 1000Å).

Polysilicon **122** is now deposited (and doped), to a thickness of e.g. 5000Å (or alternatively in the range of 2000-10000Å).

The foregoing steps have produced the intermediate structure shown in Figure **1E**.

The polysilicon layer 122 is now patterned to provide an interconnected mesh of gates in the desired pattern.

P- body and n+ source implants are now performed. Both are global implants which (conventionally) are self-aligned to the polysilicon 122 and field oxide 104.

The body implant is performed with a boron dose of e.g. 5E13 to 5E14 cm^{-2} (specifically *e.g.* 2E14 cm^{-2}), and an energy which eventually provides body regions **124** with a junction depth in the range of e.g. 0.8 to 3.0 µm (specifically *e.g.* 1.5µm).

The source implant is performed with an arsenic dose of e.g. 5E14 to 1E16 cm^{-2} (specifically *e.g.* 2E15 cm^{-2}), and an energy which eventually provides source regions **126** with a high-low transition depth in the range of e.g. 0.4 to 2.0 µm (specifically *e.g.* 1.0µm)

The foregoing steps have produced the intermediate structure shown in **Figure 1F**. Two apparently separate polysilicon portions **122'** are shown in Figure 1F (although in fact these portions are not electrically separate): each of these portions, in the illustrated sectional view, includes two active gate portions (each capacitively coupled to a respective channel region), connected over a LOCOS oxide 116

An interlevel dielectric **130** is now deposited (e.g. 4000Å of doped or undoped oxide). A TEOS-deposited oxide, or an oxide grown from polysilicon, can optionally be used for a first layer, e.g. of 1000-2000Å thickness.

The interlevel dielectric 130 is then patterned and etched to form contact holes over source and body locations.

Metallization **132** is then deposited (e.g. 0.8 to 2.5 µm of $AlSi_{01}Cu_{01}$), and etched in a pattern which forms desired interconnections.

A passivation layer 134 is then deposited, e.g. 0.4-0.8µm of compressive silicon nitride over 0.8-1.5µ of oxide or BPSG, and a final patterned etch exposes contact pad locations.

The foregoing steps have produced the final structure shown in **Figure 1G**. **Figure 4** is a plan view of a transistor cell according to Figure 1G.

Second Embodiment

Figures 2A-2G show a second sample embodiment. Implementation of many fabrication details is similar to that of the first embodiment, so it is primarily the exceptions which will be noted.

Figure 2A shows a starting epitaxial structure. Note that field oxide 104 is not used. Instead a nitride/oxide LOCOS stack 108'/112' is formed and patterned directly over the entire the epitaxial layer 102. The openings in the LOCOS stack expose not only desired drain locations, but also the locations of an isolation oxide.

A patterned photoresist **202** is now used to cover the isolation oxide locations, and an n-type implant now forms diffusions 114 under the apertures of the nitride layer 112'.

Note that this second embodiment has reversed the order of the two n-type implants performed at the beginning of the first embodiment. The doses, energies and species of these implants may be chosen with the same considerations as discussed above and below regarding the first embodiment and its modifications.

The foregoing steps have produced the intermediate structure shown in **Figure 2B**.

The photoresist 202 is then stripped, and an oxidation step forms LOCOS oxides 116 described above. At the same time this oxidation step forms isolation oxides 204, with the same thickness as LOCOS oxides 116, in peripheral locations where the nitride 112' has been removed. (These isolation oxides 204 serve essentially the same function as the field oxide 104 in the first embodiment.)

As noted above, this oxidation step also modifies the profile of diffusion 114, to produce a modified diffusion 114'.

The nitride 112' is then stripped.

BNSDOCID: <EP_____0747968A1_I_>

The foregoing steps have produced the intermediate structure shown in **Figure 2C**

The remaining pad oxide 108' is then stripped, and a gate oxide 120 is then grown.

Another n-type implant is now performed, to form an added surface doping concentration 110.

Polysilicon 122 is then deposited.

The foregoing steps have produced the intermediate structure shown in **Figure 2D**.

The polysilicon layer 122 is then patterned and etched.

A photoresist layer is then patterned to expose desired deep-body locations, and boron is implanted to form p+ diffusions 106. These diffusions will provide deep-body diffusions and (in the periphery) guard-ring diffusions. The photoresist is then stripped.

The foregoing steps have produced the intermediate structure shown in Figure **2E**.

A global p- implant is then performed, and a patterned n+ source implant, to form source and body regions 126 and 124.

The foregoing steps have produced the intermediate structure shown in **Figure 2F**.

Interlevel dielectric 130, metal 132, and passivation layer 134 are then each successively deposited and patterned. This results in the final structure shown in **Figure 2G**.

Integrated Structure

Figure 5A-5C show other devices which are combined with a power device like that of Figure 1G or 2G in a sample integrated process and structure. In this embodiment a buried layer 502, contacted through an n-type reachup diffusion, provides the drain contact (instead of the backside drain contact preferably used in the embodiments of Figures 1G and 2G).

Figure 5A shows an LDMOS (lateral DMOS) device; note that the shallow n- added doping contributions which are used in the VDMOS device are also advantageously used in the LDMOS device, to provide lightly doped drain extension (LDD) regions (Such LDD regions reduce the peak electric field near the drain boundary, which can cause hot carrier generation.) **Figure 5B** shows how small-signal NMOS and PMOS devices are manufactured in the same process, permitting conventional CMOS transistors to be integrated for control functions (or even for analog functions). **Figure 5C** shows how an npn bipolar device can be manufactured in the same process; note that this device uses the buried layer 502 for collector contact.

According to a disclosed class of innovative embodiments, there is provided: A solid-state field-effect power semiconductor device, comprising: a source diffusion which is shallow and heavily doped with a first conductivity type, and body and deep-body diffusions of a second conductivity type which surround said source diffusion; a conductive gate which is capacitively coupled, through a gate dielectric, to a portion of said body diffusion at said first surface to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; a local grown oxide, encroaching into said first surface over said drain conduction region, which is thicker than said gate dielectric; and a drain extension diffusion of said first conductivity type at said first surface, extending from said source region into said drain conduction region below said local grown oxide, and providing reduced resistance to current flow between said source region and said drain contact diffusion

According to another disclosed class of innovative embodiments, there is provided: A solid-state power device, comprising: a substrate which includes substantially monolithic semiconductor material having a first conductivity type at a first surface thereof; a source diffusion, in proximity to said first surface, which is shallow and heavily doped with said first conductivity type; a body diffusion, in proximity to said first surface, which is deeper than said source diffusion and doped with a second conductivity type; a deep-body diffusion, in proximity to said first surface, which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions; an insulated conductive gate which is capacitively coupled to a portion of said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; an additional concentration of dopants of said first conductivity type at said first surface, overlying said source and channel regions and at least part of the surface of said drain conduction region to provide reduced resistance to lateral current flow between said channel region and said drain conduction region; a local grown oxide, encroaching into said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and a further concentration of dopants of said first conductivity type, underlying said grown oxide, which is shallower than said deep-body diffusion and provides reduced resistance to current flow in said drain conduction region.

According to another disclosed class of innovative embodiments, there is provided: A solid-state power device, comprising: a substrate which includes substantially monolithic semiconductor material having a first conductivity type at a first surface thereof; a source diffusion, in proximity to said first surface, which is shallow and heavily doped with said first conductivity type; a body diffusion, in proximity to said first surface, which is deeper than said source diffusion and doped with a second conductivity type; a deep-body diffusion, in proximity to said first surface, which is doped with said second conductivity type and has a depth which is more than

BNSDOCID: <EP_____0747968A1_I_>

the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions; an insulated conductive gate which is capacitively coupled to a portion of said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; a local grown oxide, encroaching into said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and a further concentration of dopants of said first conductivity type, underlying said grown oxide, which is shallower than said deep-body diffusion and provides reduced resistance to current flow in said drain conduction region.

According to another disclosed class of innovative embodiments, there is provided: A solid-state power device, comprising: a substrate which includes substantially monolithic semiconductor material having a first conductivity type at a first surface thereof; a source diffusion, in proximity to said first surface, which is shallow and heavily doped with said first conductivity type; a body diffusion, in proximity to said first surface, which is deeper than said source diffusion and doped with a second conductivity type; a deep-body diffusion, in proximity to said first surface, which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions; an insulated conductive gate which is capacitively coupled to a portion of said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; and an additional concentration of dopants of said first conductivity type at said first surface, overlying said source and channel regions and at least part of the surface of said drain conduction region to provide reduced resistance to lateral current flow between said channel region and said drain conduction region.

According to another disclosed class of innovative embodiments, there is provided: A method for fabricating power field-effect transistors, comprising the steps of: providing a substrate which includes at least one substantially monolithic body of semiconductor material having a first conductivity type at a first surface thereof; forming, in proximity to said first surface, a source diffusion which is shallow and heavily doped with said first conductivity type; forming, in proximity to said first surface, a body diffusion which is doped with a second conductivity type at a net concentration which is less than the net dopant concentration of said source diffusion; forming, in proximity to said first surface, a deep-body diffusion which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions; forming an insulated conductive gate which is capacitively coupled to said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; providing an additional concentration of dopants of said first conductivity type at said first surface to provide reduced resistance to lateral current flow between said channel region and drain conduction region; providing a grown oxide, at said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and providing, under said grown oxide, a further concentration of dopants of said first conductivity type to provide reduced resistance to current flow in said drain conduction region.

According to another disclosed class of innovative embodiments, there is provided: A method for fabricating power field-effect transistors, comprising the steps of: providing a substrate which includes at least one substantially monolithic body of semiconductor material having a first conductivity type at a first surface thereof; forming, in proximity to said first surface, a source diffusion which is shallow and heavily doped with said first conductivity type; forming, in proximity to said first surface, a body diffusion which is doped with a second conductivity type at a net concentration which is less than the net dopant concentration of said source diffusion; forming, in proximity to said first surface, a deep-body diffusion which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions; forming an insulated conductive gate which is capacitively coupled to said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; providing a grown oxide, at said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and providing, under said grown oxide, a further concentration of dopants of said first conductivity type to provide reduced resistance to current flow in said drain conduction region.

According to another disclosed class of innovative embodiments, there is provided: A method for fabricating power field-effect transistors, comprising the steps of: providing a substrate which includes at least one substantially monolithic body of semiconductor material having a first conductivity type at a first surface thereof; forming, in proximity to said first surface, a source diffusion which is shallow and heavily doped with said first conductivity type; forming, in proximity to said first surface, a body diffusion which is doped with a second conductivity type at a net concentration which is less than

BNSDOCID: <EP_____0747968A1_I_>

the net dopant concentration of said source diffusion; forming, in proximity to said first surface, a deep-body diffusion which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions; forming an insulated conductive gate which is capacitively coupled to said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; and providing an additional concentration of dopants of said first conductivity type at said first surface to provide reduced resistance to lateral current flow between said channel region and drain conduction region.

Modifications and Variations

As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given.

Of course, the foregoing examples can be modified in accordance with various design rules understood by those skilled in the art of power device design. (*See generally, e.g.*, Fuoss, "Vertical DMOS power field-effect transistors optimised for high-speed operation," 1982 IEDM 250, which is hereby incorporated by reference; Grant and Gowar, POWER MOSFETS: THEORY AND APPLICATIONS at Appendices 5 and 6 (1989); and B.J. Baliga, MODERN POWER DEVICES at 273ff and 291ff (1987).) For example, the deep-body depths and spacing are preferably chosen, in relation to the epitaxial layer's depth and doping, so that depletion boundaries from the body potential will pinch off the channel of the parasitic JFET (and thus protect the channel from high voltages) at a voltage below that at which the channel and body diffusions suffer breakdown. For another example, the need to avoid field-plate-induced breakdown implies limits on the maximum concentration of both the added n-type diffusions.

For another example, the disclosed structural modifications can also be combined with other structural modifications, such as those disclosed in copending application 08/380,725 filed 1/30/95 (Zambrano, Process for Manufacturing Integrated Circuit with Power Field Effect Transistors), which is hereby incorporated by reference.

For another example, in the illustrated embodiment, the source and channel are both self-aligned to the edge of the gate. In another class of modifications, sidewall oxide or nitride can be used self-align the source (or alternatively the source and the channel) to a point which provides slightly more gate underlap.

For another example, as will be obvious to those of ordinary skill in the art, a P-channel device can easily be fabricated by reversing the doping type of every region of the device.

For another example, as will be obvious to those of ordinary skill in the art, some or all of the arsenic implants can be replaced by antimony implants, and other changes of dopant species can also be performed.

For another example, the disclosed structure can also (alternatively and less preferably) be modified in various ways to produce a hybrid field-effect/bipolar device with reduced on-resistance.

For another example, the disclosed structure can be combined with an additional p-type buried layer (and preferably an additional n-type buried layer above that) to form a switched emitter device, in which the FET device illustrated controls current to a buried-emitter bipolar device which provides high-voltage withstand capability.

For another example, although the disclosed structure and process are directed to fabrication of discrete transistors, it is possible to modify this process to produce integrated devices. However, an integrated process would not be as simple and economical as the disclosed process

Claims

1. A solid-state field-effect power semiconductor device, comprising:

   a source diffusion which is shallow and heavily doped with a first conductivity type, and body and deep-body diffusions of a second conductivity type which surround said source diffusion;
   a conductive gate which is capacitively coupled, through a gate dielectric, to a portion of said body diffusion at said first surface to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type;
   a local grown oxide, encroaching into said first surface over said drain conduction region, which is thicker than said gate dielectric; and
   a drain extension diffusion of said first conductivity type at said first surface, extending from said source region into said drain conduction region below said local grown oxide, and providing reduced resistance to current flow between said source region and said drain contact diffusion

2. A solid-state power device, comprising:

   a substrate which includes substantially monolithic semiconductor material having a first conductivity type at a first surface thereof;

BNSDOCID: <EP_____0747968A1_I_>

a source diffusion, in proximity to said first surface, which is shallow and heavily doped with said first conductivity type;

a body diffusion, in proximity to said first surface, which is deeper than said source diffusion and doped with a second conductivity type;

a deep-body diffusion, in proximity to said first surface, which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions;

an insulated conductive gate which is capacitively coupled to a portion of said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type;

an additional concentration of dopants of said first conductivity type at said first surface, overlying said source and channel regions and at least part of the surface of said drain conduction region to provide reduced resistance to lateral current flow between said channel region and said drain conduction region;

a local grown oxide, encroaching into said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and

a further concentration of dopants of said first conductivity type, underlying said grown oxide, which is shallower than said deep-body diffusion and provides reduced resistance to current flow in said drain conduction region.

3. A solid-state power device, comprising:

a substrate which includes substantially monolithic semiconductor material having a first conductivity type at a first surface thereof;

a source diffusion, in proximity to said first surface, which is shallow and heavily doped with said first conductivity type;

a body diffusion, in proximity to said first surface, which is deeper than said source diffusion and doped with a second conductivity type;

a deep-body diffusion, in proximity to said first surface, which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions;

an insulated conductive gate which is capacitively coupled to a portion of said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type;

a local grown oxide, encroaching into said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and

a further concentration of dopants of said first conductivity type, underlying said grown oxide, which is shallower than said deep-body diffusion and provides reduced resistance to current flow in said drain conduction region.

4. A solid-state power device, comprising:

a substrate which includes substantially monolithic semiconductor material having a first conductivity type at a first surface thereof;

a source diffusion, in proximity to said first surface, which is shallow and heavily doped with said first conductivity type;

a body diffusion, in proximity to said first surface, which is deeper than said source diffusion and doped with a second conductivity type;

a deep-body diffusion, in proximity to said first surface, which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions;

an insulated conductive gate which is capacitively coupled to a portion of said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; and

an additional concentration of dopants of said first conductivity type at said first surface, overlying said source and channel regions and at least part of the surface of said drain conduction region to provide reduced resistance to lateral current flow between said channel region and said drain conduction region.

5. The device of any preceding claim wherein said body diffusion is alterally self-aligned to said source diffusion.

6. A method for fabricating power field-effect transistors, comprising the steps of:

(a.) providing a substrate which includes at least one substantially monolithic body of semiconductor material having a first conductivity type at a first surface thereof;

(b.) forming, in proximity to said first surface, a source diffusion which is shallow and heavily

BNSDOCID: <EP_____0747968A1_I_>

doped with said first conductivity type;

(c.) forming, in proximity to said first surface, a body diffusion which is doped with a second conductivity type at a net concentration which is less than the net dopant concentration of said source diffusion;

(d.) forming, in proximity to said first surface. a deep-body diffusion which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions;

(e.) forming an insulated conductive gate which is capacitively coupled to said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; providing an additional concentration of dopants of said first conductivity type at said first surface to provide reduced resistance to lateral current flow between said channel region and drain conduction region;

(f.) providing a grown oxide, at said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and

(g.) providing, under said grown oxide, a further concentration of dopants of said first conductivity type to provide reduced resistance to current flow in said drain conduction region

7. A method for fabricating power field-effect transistors, comprising the steps of:

(a.) providing a substrate which includes at least one substantially monolithic body of semiconductor material having a first conductivity type at a first surface thereof;

(b.) forming, in proximity to said first surface, a source diffusion which is shallow and heavily doped with said first conductivity type;

(c.) forming, in proximity to said first surface, a body diffusion which is doped with a second conductivity type at a net concentration which is less than the net dopant concentration of said source diffusion;

(d.) forming, in proximity to said first surface, a deep-body diffusion which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions;

(e.) forming an insulated conductive gate which is capacitively coupled to said body diffusion, at said first surface, to define a channel region therein. said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type;

(f.) providing a grown oxide, at said first surface over said drain conduction region, which is thicker than the insulation over said channel region; and

(g.) providing, under said grown oxide, a further concentration of dopants of said first conductivity type to provide reduced resistance to current flow in said drain conduction region.

8. A method for fabricating power field-effect transistors, comprising the steps of:

(a.) providing a substrate which includes at least one substantially monolithic body of semiconductor material having a first conductivity type at a first surface thereof;

(b.) forming, in proximity to said first surface, a source diffusion which is shallow and heavily doped with said first conductivity type;

(c) forming, in proximity to said first surface, a body diffusion which is doped with a second conductivity type at a net concentration which is less than the net dopant concentration of said source diffusion;

(d.) forming, in proximity to said first surface, a deep-body diffusion which is doped with said second conductivity type and has a depth which is more than the depth of said source diffusion, said source diffusion being surrounded by the combination of said body and deep-body diffusions;

(e.) forming an insulated conductive gate which is capacitively coupled to said body diffusion, at said first surface, to define a channel region therein, said channel region being located in lateral proximity to a drain conduction region which extends downward to connect to a drain contact diffusion which is heavily doped with said first conductivity type; and

(f.) providing an additional concentration of dopants of said first conductivity type at said first surface to provide reduced resistance to lateral current flow between said channel region and drain conduction region.

9. The device of any one of claims 1 to 4 or the method of any one of claims 6 to 8 wherein said step (d) is performed before said step (b).

10. The device of any one of claims 1 to 4 or the method of any one of claims 6 to 8 wherein said step (b) is performed before said step (c).

BNSDOCID: <EP_____0747968A1_I_>

11. The device of any one of claims 1 to 4 or the method of any one of claims 6 to 8 wherein said steps are performed in the order stated.

12. The device of any one of claims 1 to 4 or the method of any one of claims 6 to 8wherein said first conductivity type is N-type.

13. The device of any one of claims 1 to 4 or the method of any one of claims 6 to 8 wherein said step (c) forms said body diffusion with a diffusion pattern which is laterally selfaligned to said source diffusion.

14. The device of any one of claims 1 to 4 or the method of any one of claims 6 to 8 wherein said semiconductor material consists of silicon.

15. The device of any one of claims 1 to 4 or the method of any one of claims 6 to 8 wherein said body diffusion is doped with said second conductivity type at a net concentration which is less than one tenth of the net dopant concentration of said source diffusion.

BNSDOCID: <EP_____0747968A1_I_>



FIG. 1A



FIG. 1B



FIG. 1C



FIG. 1D

BNSDOCID: <EP_____0747968A1_I_>



FIG. 1E



FIG. 1F



FIG. 1G

BNSDOCID: <EP_____0747968A1_I_>



FIG. 2A



FIG. 2B



FIG. 2C



FIG. 2D

BNSDOCID: <EP_____0747968A1_I_>



FIG. 2E



FIG. 2F



FIG. 2G

BNSDOCID: <EP_____0747968A1_I_>



FIG. 3A1



FIG. 3A2

BNSDOCID: <EP_____0747968A1_I_>

FIG. 3B





FIG. 4

BNSDOCID: <EP_____0747968A1_I_>



FIG. 5A



FIG. 5B



FIG. 5C

ENSDOCID: <EP_____0747968A1_I_>

European Patent Office

EUROPEAN SEARCH REPORT

Application Number
EP 96 30 3778

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X Y	EP-A-0 050 773 (SIEMENS AG) 5 May 1982 * the whole document *	1,3-5, 7-9, 12-14 2,6	H01L29/78 H01L21/336
X Y A	PATENT ABSTRACTS OF JAPAN vol. 017, no. 356 (E-1394), 6 July 1993 & JP-A-05 055589 (SANYO ELECTRIC CO LTD), 5 March 1993, * abstract *	3,5,7 2,6 8,9, 12-14	
X	PATENT ABSTRACTS OF JAPAN vol. 011, no. 198 (E-519), 25 June 1987 & JP-A-62 025457 (TDK CORP), 3 February 1987, * abstract *	1,4,7	
X	PATENT ABSTRACTS OF JAPAN vol. 012, no. 228 (E-627), 28 June 1988 & JP-A-63 021876 (MATSUSHITA ELECTRONICS CORP), 29 January 1988, * abstract *	3,5	TECHNICAL FIELDS SEARCHED (Int.Cl.6) H01L
X	PATENT ABSTRACTS OF JAPAN vol. 007, no. 162 (E-187), 15 July 1958 & JP-A-58 068979 (HITACHI SEISAKUSHO KK), 25 April 1983, * abstract *	4	
X	PATENT ABSTRACTS OF JAPAN vol. 013, no. 176 (E-749), 25 April 1989 & JP-A-01 005070 (NEC CORP), 10 January 1989, * abstract *	3,7	

The present search report has been drawn up for all claims

Place of search	Date of completion of the search	Examiner
THE HAGUE	16 August 1996	Mimoun, B

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone
Y : particularly relevant if combined with another document of the same category
A : technological background
O : non-written disclosure
P : intermediate document

T : theory or principle underlying the invention
E : earlier patent document, but published on, or after the filing date
D : document cited in the application
L : document cited for other reasons

& : member of the same patent family, corresponding document

EPO FORM 1503 03.82 (P04C01)

BNSDOCID: <EP_____0747968A1_I_>

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☑ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.
As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.